Sub-μHz MOSFET 1/f noise measurements

S. Mandal, S.K. Arfin and R. Sarpehskar

The 1/f noise in integrated NMOS transistors at sub-μHz frequencies was measured by developing a simple and inexpensive common-mode noise-cancellation technique to attenuate the effects of temperature fluctuations. The noise has a power-law spectrum with slope $-1.2$ and an approximately Gaussian amplitude distribution.

Introduction: Previous work in bulk semiconductors has shown that 1/f noise continues down to 0.5 μHz [1], but we were unable to find MOSFET 1/f noise spectra at such low frequencies. The amplitude distribution, which is important for evaluating reliability, was also unavailable for MOSFETs. However, Gaussian distributions have been measured in bulk semiconductors and discrete carbon resistors [2–4], as predicted theoretically [5]. Deviations from Gaussian behaviour have been found in small (μm scale) resistors [6] and thin resistive films [7]. The main challenge of such long-term measurements is eliminating temperature fluctuations. The usual approach has been to carry out the experiment inside a temperature-stabilised oven, but such equipment is expensive and hard to obtain. In this Letter, we describe a noise-cancellation technique that attenuates the effects of temperature fluctuations and allows us to perform such measurements simply and inexpensively.

Methods: Our experimental setup is shown in Fig. 1. The test devices were two NMOS transistors of size 3.6 × 1.8 μm and 9 × 3.6 μm fabricated in the AMI 0.5 μm CMOS process. The transistors were biased at the same gate voltage, resulting in average drain currents of $I = 10$ μA and 5 μA, respectively. Each current was converted into a voltage with a resistor of value $R_d = 100$ kΩ. Each voltage was sampled at a rate of 0.946 Hz with a Keithley 2400 source-meter. The setup was powered by a 5Ah lead-acid battery with a fully-charged open-circuit voltage of $V_{bat} = 2.15$ V and placed inside a grounded metal box to reduce noise pickup from environmental electromagnetic fields. It was kept in a room where the temperature fluctuated around 298 K by approximately ±1 K.

![Fig. 1 Experimental setup](image)

A potential source of measurement error arises from the well-known fact that discrete resistors themselves exhibit 1/f noise. We therefore ran a calibration test where we replaced our experimental setup with a simple resistive divider connected between $V_{bat}$ and the ground. Two resistors identical to $R_1$ (0.5 W, carbon) were used in the divider. The measured noise in this case was significantly lower than that seen with the transistors present, and even lower than the ±10 nA resolution of our source-meter. Therefore any noise due to the resistor or the battery is negligible compared to the transistor noise.

Results: The gate voltage $V_G$ droops along with the battery voltage: $\Delta V_G \approx 0.6 \Delta V_{bat}$. As a result, the average drain current of both transistors decreases with time. We decided to limit this decrease to 10% of the initial current to avoid non-stationarity in the noise process. It is easy to show that the allowable battery drop is limited by this requirement to 0.6 ($\Delta I$/I)$_{\text{th}}$, where ($\Delta I$/I)$_{\text{th}}$ is the percentage change and $I_{\text{th}} = I_0$ is the linear range of the transistor. Using ($\Delta I$/I)$_{\text{th}} = 0.1$ (i.e. 10%) and $I_0 = 180$ mV gives $V_G = 30$ mV. Experimentally, the battery voltage drooped at an approximately constant rate of 0.5 mV/day, corresponding to a maximum time-span of 60 days and limiting our lowest measurable frequency to $\approx 0.2$ μHz. The droop was removed from the time-domain record before further signal processing.

![Fig. 2 Measured standard deviation of $\Delta I = I_2 - \alpha I_1$ against parameter $\alpha$](image)

The main goal of measuring two transistor currents simultaneously was to eliminate the effects of temperature fluctuations. The total drain current fluctuation $\Delta I$ can be divided into a temperature-independent part $\Delta I_T$ and a temperature-dependent part $\Delta I_D$, i.e. $\Delta I = \Delta I_T + \Delta I_D$. However, the transistors are located close to each other on the same die and share the same temperature. Therefore the $\Delta I_D$ term is correlated across the two transistors, while the $\Delta I_T$ term is not. MOSFET currents depend polynomially on temperature via two parameters: threshold voltage and carrier mobility in the channel. Since temperature fluctuations $\Delta T$ are much smaller in magnitude than the average room temperature of 298 K, both polynomials can be linearised. As a result, $\Delta I_D$ is linearly related to $\Delta T$, i.e. $\Delta I_D = \beta_1 \Delta T$, where $\beta_1$ is the bias-dependent. We now define $\alpha = \beta_2 / \beta_1$. The effects of temperature fluctuations are therefore eliminated in the linear combination $\Delta I = \Delta I_T - \alpha \Delta I_D$. Fig. 2 shows the standard deviation of $\Delta I$ against $\alpha$ for 60 days of data. We use $\alpha = 2.4$ since, as shown in the Figure, this choice minimises the standard deviation of $\Delta I$. The existence of a unique minimum indicates that our assumption of a linear dependence of drain current on temperature is correct. For $\alpha = 2.4$, the standard deviation of $\Delta I$ is only 1.46 nA, compared to 4.86 and 10.18 nA for $\Delta I_T$ and $\Delta I_D$, respectively. Most of this excess variance accumulates at frequencies below 0.1 mHz because of diurnal temperature fluctuations.

To verify that the time-domain samples arise from a stationary random process, we divided them into 8 and 16 time windows. The mean square value of the samples in each interval were calculated. This sequence of values was subject to the runs test, a standard non-parametric test of stationarity [8]. The sequence passed the test with a probability value close to 1 in both cases, indicating that the random process was stationary.

![Fig. 3 Measured amplitude distribution and fit to a Gaussian with zero-mean and 1.37 nA standard deviation, denoted by N(0, 1.37)](image)

Fig. 3 shows the stationary amplitude distribution of $\Delta I$ for $\alpha = 2.4$. It is well described by a Gaussian with zero mean. The power spectral density (PSD) is calculated using Welch’s method with eight
overlapping time-domain windows [9]. Fig. 4 shows the measured PSD of $\Delta f$ for $\alpha = 2.4$. We can see that the spectrum is very nearly a uniform power law with a slope of $-1.2$ down to approximately 0.9 $\mu$Hz, with no traces of diurnal periodicity. Such periodicity, caused by temperature fluctuations, reappears if our cancellation scheme is not used, i.e. $\Delta f_1$ and $\Delta f_2$ are analysed separately.

The measured power spectral density and power-law fit is shown in Fig. 4.

**Conclusion:** The measured current noise power spectrum of integrated NMOS transistors closely approximates a power law with a slope of $-1.2$ and shows no signs of flattening out at frequencies as low as 0.9 $\mu$Hz.

**Acknowledgment:** This work was funded in part by a Poitras fellowship awarded to S. Mandal.

### References